Verilog and SystemVerilog Gotchas

Verilog and SystemVerilog Gotchas
Author :
Publisher : Springer Science & Business Media
Total Pages : 230
Release :
ISBN-10 : 9780387717159
ISBN-13 : 0387717153
Rating : 4/5 (153 Downloads)

Book Synopsis Verilog and SystemVerilog Gotchas by : Stuart Sutherland

Download or read book Verilog and SystemVerilog Gotchas written by Stuart Sutherland and published by Springer Science & Business Media. This book was released on 2010-04-30 with total page 230 pages. Available in PDF, EPUB and Kindle. Book excerpt: This book will help engineers write better Verilog/SystemVerilog design and verification code as well as deliver digital designs to market more quickly. It shows over 100 common coding mistakes that can be made with the Verilog and SystemVerilog languages. Each example explains in detail the symptoms of the error, the languages rules that cover the error, and the correct coding style to avoid the error. The book helps digital design and verification engineers to recognize, and avoid, these common coding mistakes. Many of these errors are very subtle, and can potentially cost hours or days of lost engineering time trying to find and debug them.


Verilog and SystemVerilog Gotchas Related Books