Background Analog and Digital Calibration Techniques for Pipelined ADC's

Background Analog and Digital Calibration Techniques for Pipelined ADC's
Author :
Publisher :
Total Pages :
Release :
ISBN-10 : OCLC:1020286344
ISBN-13 :
Rating : 4/5 ( Downloads)

Book Synopsis Background Analog and Digital Calibration Techniques for Pipelined ADC's by : Sudipta Sarkar

Download or read book Background Analog and Digital Calibration Techniques for Pipelined ADC's written by Sudipta Sarkar and published by . This book was released on 2017 with total page pages. Available in PDF, EPUB and Kindle. Book excerpt: A digital background calibration technique to treat capacitor mismatch, residue gain error and nonlinearity in a pipelined analog-to-digital converter (ADC) based on the split-ADC architecture (J. McNeill et al., “Split ADC architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC,” IEEE J. of Solid-State Circuits, vol. 40, pp. 2437-2445, Dec. 2005) is reported. Although multiple works have been reported before on the split-calibration of pipelined analog-to-digital converters, none of them is comprehensive, i.e., capacitor mismatch, residue gain error and nonlinearity are never treated in one work at the same time. We, for the first time, recognize the multistage pipelined ADC with residue non-linearity calibration as a Nonlinear Least Squares problem. Behavioral simulation results demonstrate the efficacy of the technique, in which the signal-to-noise-and-distortion ratio (SNDR) and spurious-free-dynamic-range (SFDR) performance of a 15-bit split-pipelined ADC are improved from 42 dB and 50 dB to 88 dB and 102 dB on average, respectively. Secondly, an 8b, 1.3/1.39GS/s, 7/8.1mW two-step ADC is presented that introduces a single reference comparator based background comparator offset calibration technique. This work employs a dual-residue based inter-stage redundancy scheme to relax residue amplifier specifications (and enable high-speed operation at 0.85V supply) in a two-step ADC. Comparator offset calibration is implemented through body biasing with an area-efficient 8b offset calibration DAC. A prototype in 28nm Complementary Metal Oxide Semiconductor (CMOS) achieves 6.8 effective number of bits (ENOB) and 50fJ/c-s at DC and 6.3 ENOB and 68fJ/c-s at Nyquist, at a sample rate of 1.3GS/s. The measured SNDR/SFDR improve from 29.2/40.7dB to 42.6/57.7dB after calibration. The active area is 0.05mm2.


Background Analog and Digital Calibration Techniques for Pipelined ADC's Related Books

Background Analog and Digital Calibration Techniques for Pipelined ADC's
Language: en
Pages:
Authors: Sudipta Sarkar
Categories: Comparator circuits
Type: BOOK - Published: 2017 - Publisher:

DOWNLOAD EBOOK

A digital background calibration technique to treat capacitor mismatch, residue gain error and nonlinearity in a pipelined analog-to-digital converter (ADC) bas
Background Digital Calibration Techniques for High-speed, High Resolution Analog-to-digital Data Converters
Language: en
Pages: 111
Authors: Yun-Shiang Shu
Categories:
Type: BOOK - Published: 2008 - Publisher:

DOWNLOAD EBOOK

A high-speed, high-resolution analog-to-digital converter (ADC) is a key component in broadband communication transceivers, video imaging systems, and instrumen
A Digital Background Calibration Technique for Pipeline ADCs
Language: en
Pages: 146
Authors: Anilkumar Venkata Tammineedi
Categories:
Type: BOOK - Published: 1999 - Publisher:

DOWNLOAD EBOOK

A novel digital background calibration technique for pipeline ADCs employing non-radix 2 calibration algorithm and an extra stage is proposed. The digital calib
Nested Digital Background Calibration of a 12-bit Pipelined ADC Without an Input SHA
Language: en
Pages: 220
Authors: Haoyue Wang
Categories:
Type: BOOK - Published: 2008 - Publisher:

DOWNLOAD EBOOK

Nested Digital Background Calibration of Pipelined Analog-to-digital Converters
Language: en
Pages: 270
Authors: Xiaoyue Wang
Categories:
Type: BOOK - Published: 2003 - Publisher:

DOWNLOAD EBOOK